

CHANGE NOTIFICATION



Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900

August 02, 2013

Dear Sir/Madam:

PCN# 080213

Subject: Notification of Change to LTC3411A Datasheet

Please be advised that Linear Technology Corporation has made a minor change to the LTC3411A product datasheet to better center the parametric distribution within the specification range. The change is shown on the attached page of the marked up datasheet. There was no change made to the die. The product shipped after 10/04/2013 will be tested to the new limits.

Should you have any further questions, please feel free to contact me at 408-432-1900 ext. 2077, or by e-mail at JASON.HU@linear.com. If I do not hear from you by October 3rd, 2013, we will consider this change approved by your company.

Sincerely,

Jason Hu
Quality Assurance Engineer

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$, $V_{IN} = 3.6\text{V}$, $R_T = 125\text{k}$ unless otherwise specified. (Note 2)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS		
I_S	Input DC Supply Current (Note 4) Active Mode Sleep Mode Shutdown	$V_{\text{SYNC/MODE}} = 3.6\text{V}$, $V_{\text{FB}} = 0.75\text{V}$ $V_{\text{SYNC/MODE}} = 3.6\text{V}$, $V_{\text{FB}} = 0.84\text{V}$ $V_{\text{SHDN/RT}} = 3.6\text{V}$		330	450	μA		
				40	60	μA		
				0.1	1	μA		
$V_{\text{SHDN/RT}}$	Shutdown Threshold High Active Oscillator Resistor		$V_{IN} - 0.6$ 125k	$V_{IN} - 0.4$ 1M	V Ω			
f_{OSC}	Oscillator Frequency	$R_T = 125\text{k}$ (Note 7)	2.25	2.5	2.8	MHz MHz		
f_{SYNC}	Synchronization Frequency	(Note 7)	0.4		4	MHz		
I_{LIM}	Peak Switch Current Limit	$V_{\text{FB}} = 0.5\text{V}$	1.6	2.1	2.6	A		
$R_{\text{DS(ON)}}$	Top Switch On-Resistance	MS Package DD Package (Note 6)		0.15	0.18	Ω Ω		
	Bottom Switch On-Resistance	MS Package DD Package (Note 6)		0.13	0.16	Ω Ω		
$I_{\text{SW(LKG)}}$	Switch Leakage Current	$V_{IN} = 5.5\text{V}$, $V_{\text{SHDN/RT}} = 5.5\text{V}$, $V_{\text{SW}} = 0\text{V}$ or 5.5V		0.01	1	μA		
V_{UVLO}	Undervoltage Lockout Threshold	V_{IN} Ramping Down	1.8	2.1	2.4	V		
PGOOD	Power Good Threshold	V_{FB} Ramping Up from 0.68V to 0.8V V_{FB} Ramping Down from 0.92V to 0.8V	-5	-7		% %		
	Power Bad Threshold	V_{FB} Ramping Down from 0.8V to 0.68V V_{FB} Ramping Up from 0.8V to 0.9V	5	7		% %		
R_{PGOOD}	Power Good Pull-Down On-Resistance			15	30	Ω		
PGOOD Blanking		V_{FB} Step from 0V to 0.8V V_{FB} Step from 0.8V to 0V		40		μs		
				105		μs		
$V_{\text{SYNC-MODE}}$	Pulse Skip Force Continuous Burst	$V_{IN} = 2.5\text{V}$ to 5.5V $V_{IN} = 2.5\text{V}$ to 5.5V $V_{IN} = 2.5\text{V}$ to 5.5V	1.2	1.1	0.6	0.63	V V V	
			$V_{IN} - 0.75$	0.6		$V_{IN} - 1.05$	1.1	V
$t_{\text{SOFT-START}}$		10% to 90% of Regulation	0.5	0.8	1.0	ms		

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3411A is tested under pulsed load conditions such that $T_J = T_A$. The LTC3411AE is guaranteed to meet performance specifications from 0°C to 85°C junction temperature. Specifications over the -40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3411AI is guaranteed over the full -40°C to 125°C operating junction temperature range. The maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

Note 3: The LTC3411A is tested in a feedback loop which servos V_{FB} to the

midpoint for the error amplifier ($V_{\text{ITH}} = 0.7\text{V}$).

Note 4: Dynamic supply current is higher due to the internal gate charge being delivered at the switching frequency.

Note 5: T_J is calculated from the ambient T_A and power dissipation P_D according to the following formulas:

$$\text{LTC3411AEED: } T_J = T_A + (P_D \cdot 43^\circ\text{C/W})$$

$$\text{LTC3411AEMS: } T_J = T_A + (P_D \cdot 120^\circ\text{C/W})$$

Note 6: For the DD package, switch on-resistance is sampled at wafer level measurements and assured by design, characterization and correlation with statistical process controls.

Note 7: 4MHz operation is guaranteed by design but not production tested and is subject to duty cycle limitations (see Applications Information).

Note 8: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.