

CHANGE NOTIFICATION



Linear Technology Corporation
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900

March 28, 2011

PCN#: 032811

Dear Sir/Madam:

Subject: Notification of Change to LTC3446 Datasheet

Please be advised that Linear Technology Corporation has made minor changes to the LTC3446 product datasheet as shown in the attached marked up datasheet pages. The maximum storage temperature has been increased from 125°C to 150°C and the package thermal resistance has been corrected to $\theta_{JA} = 43^{\circ}\text{C/W}$. Also, a new specification called "Vin to LVout Headroom for Regulation" has been added to the electrical characteristics table. Finally, the "PGOOD Output Resistance" limit has been updated to better center the parametric distribution within the specification range. There was no change made to the die or package. The product shipped after April 28, 2011 will be tested to the new limits.

Should you have any further questions, please feel free to contact me at 408-432-1900 ext. 2519, or by e-mail at NGirn@Linear.com. If I do not hear from you by April 28, 2011, we will consider this change to be approved by your company.

Sincerely,

Naib Girn
Quality Assurance Manager

Confidential Statement

This change notice is for Linear Technology's Customers only.
Distribution or notification to third parties is prohibited


LTC3446

ABSOLUTE MAXIMUM RATINGS

(Note 1)

V_{IN} , LV_{IN} to GND	-0.3V to 6V
MODESEL, ENBUCK, ENLDO1, ENLDO2 to GND	-0.3V to 6V
BUCKFB to GND	-0.3V to 6V
LV_{FB1} , LV_{FB2} to GND	-0.3V to 6V
I_{TH} to GND	-0.3V to the Lesser of ($V_{IN} + 0.3V$) or 3V
SW to GND	-0.3V to the Lesser of ($V_{IN} + 0.3V$) or 6V
LV_{OUT1} , LV_{OUT2} to GND	-0.3V to the Lesser of ($LV_{IN} + 0.3V$) or 6V
PGOOD to GND	-0.3V to 6V
LV_{OUT1} , LV_{OUT2} Short-Circuit to GND Duration	Indefinite
Operating Temperature Range (Note 2)	
LTC3446EDE	-40°C to 85°C
LTC3446IDE	-40°C to 125°C
Junction Temperature (Note 1)	125°C
Storage Temperature Range	-65°C to 125°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3446EDE#PBF	LTC3446EDE#TRPBF	3446	14-Lead (4mm x 3mm) Plastic DFN	-40°C to 85°C
LTC3446IDE#PBF	LTC3446IDE#TRPBF	3446	14-Lead (4mm x 3mm) Plastic DFN	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandreeel/>

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{IN} = 3.6V$ unless otherwise specified. (Note 2)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{IN}	Input Voltage Range	(Note 3)	●	2.7	5.5	V
V_{UVLO}	V_{IN} Undervoltage Lockout Threshold	V_{IN} Rising	●	2.37	2.5	V
	V_{IN} Undervoltage Lockout Hysteresis			10	30	mV
I_Q	V_{IN} Quiescent Current (Note 4)					
	Buck Enabled Only, Not Sleeping	$V_{BUCKFB} = 0V$, $I_{SW} = 0mA$		310	500	μA
	Buck Enabled Only, Sleeping	$V_{BUCKFB} = 1V$, $I_{SW} = 0mA$		50	75	μA
	One LDO Enabled Only	$V_{LVIN} = 1.5V$, 10 μA LDO Output Load		75	100	μA
	All Three Outputs Enabled, Buck Not Sleeping	$V_{BUCKFB} = 0V$, $I_{SW} = 0mA$, $V_{LVIN} = 1.5V$, 10 μA Output Load on Each LDO		400	600	μA
	All Three Outputs Enabled, Buck Sleeping	$V_{BUCKFB} = 1V$, $I_{SW} = 0mA$, $V_{LVIN} = 1.5V$, 10 μA Load on Each LDO		140	210	μA
	Shutdown	$V_{ENBUCK} = 0V$, $V_{ENLDO1} = 0V$, $V_{ENLDO2} = 0V$			1	μA

3446Id

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{IN} = 3.6\text{V}$ unless otherwise specified. (Note 2)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$V_{PG(THRESH)}$	PGOOD Threshold (Note 8)	●	8	10	180	%
R_{PGOOD}	PGOOD Output Resistance	PGOOD Low, Sinking 1mA	●	87	120	Ω
I_{PGOOD}	PGOOD Hi-Z Leakage Current	$V_{PGOOD} = 6\text{V}$	●		1	μA

Synchronous Buck Converter

I _{BUCKFB}	Feedback Current	(Note 5)	●	±30			nA
V _{BUCKFB}	Regulated Feedback Voltage	(Note 5)	●	0.788	0.800	0.812	V
ΔV _{BUCKFB}	Feedback Voltage Line Regulation	V _{IN} = 2.7V to 5.5V (Note 5)	●	0.3		0.5	mV/V
I _{MAXP}	Maximum Peak Inductor Current	V _{BUCKFB} = 0V, Duty Cycle < 35%		1.2	1.55	2.0	A
I _{MAXN}	NMOS Overcurrent Limit			1.8			A
	Feedback Voltage Load Regulation (with Respect to V _{ITH})	V _{ITH} = 0.5V to 1V, V _{MODESEL} = V _{IN} (Note 5)		0.5			mV/V
f _{OSC}	Oscillator Frequency		●	1.8	2.25	2.7	MHz
R _{PFET}	R _{DS(ON)} of P-Channel FET	I _{SW} = 500mA		0.13			Ω
R _{NFET}	R _{DS(ON)} of N-Channel FET	I _{SW} = −500mA		0.14			Ω
I _{LSW}	SW Leakage	V _{ENBUCK} = 0V, V _{SW} = 0V or 5.5V, V _{IN} = 5.5V		±1			μA
V _{ENBUCK}	Buck Enable Pin Threshold		●	0.3	0.65	1	V
I _{ENBUCK}	Buck Enable Pin Leakage Current	V _{ENBUCK} = 5.5V, All Other Pins Grounded	●	1			μA
V _{MODESEL}	Mode Select Pin Threshold		●	0.3	0.65	1	V
I _{MODESEL}	Mode Select Pin Leakage Current	V _{MODESEL} = 5.5V, All Other Pins Grounded	●	1			μA
g _m	Error Amplifier Transconductance	V _{ITH} = 0.6V		450	700	950	μA/V

Each VLDO: $V_{IN} = 3.6\text{V}$, $V_{LVIN} = 1.5\text{V}$, $V_{LVOUT} = 1.2\text{V}$, Unless Otherwise Specified

V_{LVIN}	LV_{IN} Pin Operating Voltage	(Note 6)	●	0.9		5.5	V
I_{LVIN}	LV_{IN} Pin Operating Current	$I_{OUT} = 10\mu\text{A}$	●	3		20	μA
	LV_{IN} Shutdown Current	$V_{ENLDO} = 0\text{V}$		1.5		2	μA
V_{LVFB}	Feedback Pin Regulation Voltage (Note 7)	$1\text{mA} \leq I_{OUT} \leq 300\text{mA}$, $1.5\text{V} \leq V_{LVIN} \leq 5.5\text{V}$	●	0.395	0.400	0.405	V
			●	0.392	0.400	0.408	V
I_{LVFB}	Feedback Pin Input Current	V_{LVFB} at Regulation	●	2		± 10	nA
$I_{LVOUT(MAX)}$	Continuous Output Current		●	300			mA
	Short-Circuit Output Current			760			mA
V_{ENLDOx}	LDO Enable Pin Threshold	●	0.3	0.65	1		V
I_{ENLDOx}	LDO Enable Pin Leakage Current	$V_{ENLDOx} = 5.5\text{V}$, All Other Pins Grounded	●		1		μA
	Output Voltage Load Regulation (Referred to the LV_{FB} Pin)	$\Delta I_{OUT} = 1\text{mA}$ to 300mA		-1			mV/A
	LV_{FB} Line Regulation (with Respect to the LV_{IN} Pin)	$V_{LVIN} = 1.5\text{V}$ to 5.5V , $V_{IN} = 3.6\text{V}$, $V_{LVOUT} = 1.2\text{V}$, $I_{OUT} = 1\text{mA}$		7.5			$\mu\text{V/V}$
	LV_{FB} Line Regulation (with Respect to the V_{IN} Pin)	$V_{LVIN} = 1.5\text{V}$, $V_{IN} = 2.7\text{V}$ to 5.5V , $V_{LVOUT} = 1.2\text{V}$, $I_{OUT} = 1\text{mA}$		0.44			mV/V
V_{DO}	$LV_{IN} - LV_{OUT}$ Dropout Voltage	$V_{IN} = 2.8\text{V}$, $V_{LVIN} = 1.5\text{V}$, $V_{LVFB} = 0.37\text{V}$, $I_{OUT} = 300\text{mA}$ (Note 9)		68		175	mV

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	V_{IN} to LV_{OUT} Headroom Required for Regulation (Note 3)	$I_{LVOUT} = 300\text{mA}$ ●			1.4	V