



本社：〒160-8366

東京都新宿区西新宿 6 丁目 24 番 1 号
西新宿三井ビルディング

報告書番号：PCN#20080825002

2008 年 9 月 18 日

お客様各位

日本テキサス・インスツルメンツ株式会社
営業・技術本部 ビジネスオペレーションズ部
カスタマドキュメント マネージャ 牧 達郎 (牧)データシート訂正 (UCC1895/2895/3895 製品)のご案内

拝啓 貴社益々ご清栄の事とお喜び申し上げます。平素は弊社製品のご愛顧を賜り、厚く御礼申し上げます。さて、標題の件につきまして下記にご連絡させていただきます。ご査収の程、宜しくお願い申し上げます。

敬具

－ 記 －

通知タイプ	<input type="checkbox"/> Initial notice (Plan)		<input checked="" type="checkbox"/> Final notice		
変更概要	<input checked="" type="checkbox"/> Design/Specification		<input type="checkbox"/> Design	<input checked="" type="checkbox"/> Electrical	<input type="checkbox"/> Mechanical
	Wafer Fab		<input type="checkbox"/> Site	<input type="checkbox"/> Process	<input type="checkbox"/> Material
	Wafer Bump		<input type="checkbox"/> Site	<input type="checkbox"/> Process	<input type="checkbox"/> Material
	Assembly		<input type="checkbox"/> Site	<input type="checkbox"/> Process	<input type="checkbox"/> Material
	Test		<input type="checkbox"/> Site	<input type="checkbox"/> Process	
	Others		<input type="checkbox"/> Packing/Shipping/Labeling		<input type="checkbox"/> -
変更内容	データシート 10 項目の記載訂正 現行　：10 項目の記載 変更後：10 項目の記載訂正				
対象製品	対象製品リスト参照				
変更時期	データシート訂正は 8 月下旬に実施済みです。				
品質認定試験	<input type="checkbox"/> 計画		<input type="checkbox"/> 終了		
製品表示	<input checked="" type="checkbox"/> 変更無し		<input type="checkbox"/> 変更あり		
備考	—				

尚、ご不明な点、ご質問等がございましたら、担当営業或いはpcn_tij@list.ti.comにお問い合わせ下さい。

以上

変更内容

内容：今回のお知らせは、通知のみを目的としたものになります。

発行済みのデータシートに訂正箇所がありその訂正をお知らせするものです。弊社 HPA(ハイパフォーマンスアナログ) “UCC1895/2895/3895”製品について、製品の変更は一切ありませんが、製品特性をより反映する為にデータシートの記載訂正を実施しました。更新済のデータシートについては、下記webを参照ください。尚、今回の変更で訂正対象項目を除き、製品についての互換性(寸法/交差), 外観, 品質, 信頼性への影響はありません。

理由：データシートの訂正の為

対象製品リスト

対象製品名				
UCC1895J	UCC2895DWTR	UCC2895N	UCC2895QG3	UCC3895PW
UCC1895J883B	UCC2895DWTR/1	UCC2895NG4	UCC3895DW	UCC3895PWG4
UCC1895L	UCC2895DWTR/1G4	UCC2895PW	UCC3895DWG4	UCC3895PWTR
UCC2895DW	UCC2895DWTR/3	UCC2895PWG4	UCC3895DWTR	UCC3895PWTRG4
UCC2895DW/1	UCC2895DWTR/3G4	UCC2895PWTR	UCC3895DWTRG4	UCC3895Q
UCC2895DWG4	UCC2895DWTRG4	UCC2895PWTRG4	UCC3895N	UCC3895QG3
UCC2895DWR/3	UCC2895MDWREP	UCC2895Q	UCC3895NG4	

詳細：

1. Datasheet#

SLUS157K ⇒ SLUS157L

<http://focus.ti.com/lit/ds/symlink/ucc1895.pdf>

Item	Page/Location	Description of Change
C.1	Pg. 3, Title Heading, RECOMMENDED OPERATING CONDITIONS table	Added explanatory note (3)
C.2	Pg. 3, Supply voltage bypass capacitor, V_{DD} , RECOMMENDED OPERATING CONDITIONS table	Change, TYPICAL spec from 0.1 to 10 x Cref . Also added explanatory note (1).
C.3	Pg. 3, Reference bypass capacitor C_{REF} , RECOMMENDED OPERATING CONDITIONS table	Remove typical spec of 0.1 and add MIN spec of 0.1 . Also added explanatory note (2).
C.4	Pg. 3, Delay resistor R_{DEL_AB} , R_{DEL_CD} , RECOMMENDED OPERATING CONDITIONS table	Change, units from pF to kΩ
C.5	Pg. 3, Operating junction temperature, T_J	Added explanatory note (4)
C.6	Pg. 4, V_{IH_SYNC} , “ELECTRICAL CHARACTERISTICS” table	Change parameter description from “High-level input voltage, SYNC” to “SYNC input threshold, SYNC”
C.7	Pg. 4, V_{OH_SYNC} , “ELECTRICAL CHARACTERISTICS” table	Change parameter description from “High-level input voltage, SYNC” to “High-level output voltage, SYNC”
C.8	Pg. 4, V_{OH_SYNC} , “ELECTRICAL CHARACTERISTICS” table	Change test conditions from “ $V_{CT} = 2.6\text{ V}$ ” to “$V_{CT} = 0.0\text{ V}$”
C.9	Pg. 6, VDD, “TERMINAL FUNCTIONS” table	Added last sentence, “The addition of a 10-μF low ESR, low ESL between VDD and PGND is recommended.”
C.10	Pg. 11, Chip supply (VDD), “DETAILED PIN DESCRIPTION” section	Added last sentence, “The addition of a 10-μF low ESR, low ESL between VDD and PGND is recommended.”

C.1 Pg. 3, Title Heading, RECOMMENDED OPERATING CONDITIONS table**C.2 Pg. 3, Supply voltage bypass capacitor, VDD, RECOMMENDED OPERATING CONDITIONS table****C.3 Pg. 3, Reference bypass capacitor CREF, RECOMMENDED OPERATING CONDITIONS table****C.4 Pg. 3, Delay resistor RDEL_AB, RDEL_CD, RECOMMENDED OPERATING CONDITIONS table****C.5 Pg. 3, Operating junction temperature, TJ****RECOMMENDED OPERATING CONDITIONS**

	MIN	TYP	MAX	UNIT
Supply voltage, VDD	9		16.5	V
Supply voltage bypass capacitor, VDD		0.1		μF
Reference bypass capacitor, CREF		0.1	1.0	
Timing capacitor, CT (for 500 kHz switching frequency)		220		pF
Timing resistor, RT (for 500 kHz switching frequency)		82		kΩ
Delay resistor RDEL_AB, RDEL_CD	2.5		40	pF
Operating junction temperature, TJ ⁽³⁾	-55		125	°C

(3) It is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.

RECOMMENDED OPERATING CONDITIONS⁽³⁾

	MIN	TYP	MAX	UNIT
Supply voltage, VDD	9		16.5	V
Supply voltage bypass capacitor, VDD ⁽¹⁾		10 x CREF		μF
Reference bypass capacitor, CREF ⁽²⁾	0.1		1.0	
Timing capacitor, CT (for 500 kHz switching frequency)		220		pF
Timing resistor, RT (for 500 kHz switching frequency)		82		kΩ
Delay resistor RDEL_AB, RDEL_CD	2.5		40	pF
Operating junction temperature, TJ ⁽⁴⁾	-55		125	°C

(1) The VDD capacitor should be a low ESR, ESL ceramic capacitor located directly across the VDD and PGND pins. A larger bulk capacitor should be located as physically close as possible to the VDD pins.

(2) The VREF capacitor should be a low ESR, ESL ceramic capacitor located directly across the REF and GND pins. If a larger capacitor is desired for the VREF then it should be located near the VREF cap and connected to the VREF pin with a resistor of 51 Ω or greater. The bulk capacitor on VDD must be a factor of 10 greater than the total VREF capacitance.

(3) It is recommended that there be a single point grounded between GND and PGND directly under the device. There should be a separate ground plane associated with the GND pin and all components associated with pins 1 through 12 plus 19 and 20 be located over this ground plane. Any connections associated with these pins to ground should be connected to this ground plane.

(4) It is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.

C.6 Pg. 4, VIH_SYNC, "ELECTRICAL CHARACTERISTICS" table**C.7 Pg. 4, VOH_SYNC, "ELECTRICAL CHARACTERISTICS" table****C.8 Pg. 4, VOL_SYNC, "ELECTRICAL CHARACTERISTICS" table**

ELECTRICAL CHARACTERISTICS VDD = 12 V, RT = 82 kΩ, CT = 220 pF, RDELAB = 10 kΩ, RDELCD = 10 kΩ, CREF = 0.1 μF, CVDD = 0.1 μF and no load on the outputs, TA = TJ. TA = 0°C to 70°C for UCC3895x, TA = -40°C to 85°C for UCC2895x and TA = -55°C to 125°C for the UCC1895x. (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
OSCILLATOR					
VIH_SYNC High-level input voltage, SYNC		2.05	2.10	2.40	V
VOH_SYNC High-level output voltage, SYNC	ISYNC = -400 μA, VCT = 2.6 V	4.1	4.5	5.0	
VOL_SYNC Low-level output voltage, SYNC	ISYNC = 100 μA, VCT = 2.6 V	0.0	0.5	1.0	

ELECTRICAL CHARACTERISTICS VDD = 12 V, RT = 82 kΩ, CT = 220 pF, RDELAB = 10 kΩ, RDELCD = 10 kΩ, CREF = 0.1 μF, CVDD = 0.1 μF and no load on the outputs, TA = TJ. TA = 0°C to 70°C for UCC3895x, TA = -40°C to 85°C for UCC2895x and TA = -55°C to 125°C for the UCC1895x. (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
OSCILLATOR					
VIH_SYNC SYNC input threshold, SYNC		2.05	2.10	2.40	V
VOH_SYNC High-level output voltage, SYNC	ISYNC = -400 μA, VCT = 2.6 V	4.1	4.5	5.0	
VOL_SYNC Low-level output voltage, SYNC	ISYNC = 100 μA, VCT = 0.0 V	0.0	0.5	1.0	

C.9 Pg. 6, VDD, “TERMINAL FUNCTIONS” table**TERMINAL FUNCTIONS**

TERMINAL NAME	NO.	I/O	DESCRIPTION
VDD	15	I	Power supply input pin. VDD must be bypassed with a minimum of a 1.0-μF low ESR, low ESL capacitor to ground.

**TERMINAL FUNCTIONS**

TERMINAL NAME	NO.	I/O	DESCRIPTION
VDD	15	I	Power supply input pin. VDD must be bypassed with a minimum of a 1.0-μF low ESR, low ESL capacitor to ground. The addition of a 10-μF low ESR, low ESL between VDD and PGND is recommended.

C.10 Pg. 11, Chip supply (VDD), “DETAILED PIN DESCRIPTION sectionDESCRIPTION section**Chip Supply (VDD)**

This is the input pin to the chip. VDD must be bypassed with a minimum of 1.0-μF low ESR, low ESL capacitor to ground.

**Chip Supply (VDD)**

This is the input pin to the chip. VDD must be bypassed with a minimum of 1.0-μF low ESR, low ESL capacitor to ground. The addition of a 10-μF low ESR, low ESL between VDD and PGND is recommended.