

12500 TI Boulevard, MS 8640, Dallas, Texas 75243

PCN# 20150902006 F28M35x Die Revision Change Final Change Notification / Sample Request

Dear Customer:

This is an announcement of a change to a device that is currently offered by Texas Instruments. The details of this change are on the following pages.

We request you acknowledge receipt of this notification within **30** days of the date of this notice. Lack of acknowledgement of this notice within 30 days constitutes acceptance of the change. If you require samples or additional data to support your evaluation, please request within 30 days.

The changes discussed within this PCN will not take effect any earlier than **90** days from the date of this notification, unless customer agreement has been reached on an earlier implementation of the change. This notification period is per TI's standard process.

This notice does not change the end-of-life status of any product. Should product affected be on a previously issued product withdrawal/discontinuance notice, this notification does not extend the life of that product or change the life time buy offering/discontinuance plan.

For questions regarding this notice, contact your local Field Sales Representative or the PCN Manager (PCN_ww_admin_team@list.ti.com).

PCN Team SC Business Services

PCN# 20150902006 Attachment: 1

Products Affected:

According to our records, there are the affected device(s) that you have purchased within the past twenty-four (24) months. Technical details of this Product Change follow on the next page(s).

PCN Number:			201	5090	2006			PCI	l Date:	09/10/2015	
Title: F28M35x Die			Revis	sion (Change						
Cus	stomer	Contact:	<u>P</u>	PCN Manager			Dept	:	Qual	Quality Services	
Proposed 1 st Ship Date			: 1	12/10/2015 Estimated Sampl Availability:		ple	Date provided at sample request.		•		
Change Type:											
	Assem	bly Site			Assembly Process			Assembly Materials			
\boxtimes	Design	1			Electrical Specification			Mechanical Specification			
Test Site		ite			Packing/Shipping/Labeling				Test Process		
Wafer Bump Site					Wafer Bump Material		np Process				
Wafer Fab Site				Wafer Fab Materials			V	Wafer Fab Process			
					Part number	r change					
	PCN Details										
Des	Description of Change:										

This notification is to announce a die revision and datasheet change to the devices listed in the Product Affected Section of this document. Design changes are summarized below:

Errata Description	Errata on Die Rev B	Errata on Die Rev E
HWBIST: C28x HWBIST Should Not be Used	Yes	No
Crystal: Maximum Equivalent Series Resistance (ESR) Values are Reduced	Yes	No
XRSn may Toggle During Power Up	Yes	No
Cortex-M3 Flash: C28x Reset While C28x Holding Pump Ownership Can Cause Erroneous Cortex-M3 Flash Reads	Yes	No
Flash Pump power down: Software sequence must be followed to power down the Flash Pump	No	Yes

The Die Revision and the datasheet number will be changing:

Current New

Die	Datasheet	Errata	Die	Datasheet	Errata
Revision	Number		Revision	Number	
В	SPRS742H	SPRZ357J	E	SPRS742I	SPRZ357K

The product datasheet(s) is updated as seen in the change revision history below:

Texas

IEXAS INSTRUMENTS F28M35H52C, F28M35H22C, F28M35M52C, F28M35M22C, F28M35M20B, F28M35E20B

SPRS742I - JUNE 2011 - REVISED JUNE 2015

F28M35x Concerto™ Microcontrollers

han	ges from February 28, 2014 to June 8, 2015 (from H Revision (FEBRUARY 2014) to I Revision)	age
	Global: Updated temperature options.	
	Global: The Q temperature range is available only on the F28M35H52C device.	
•	Global: Changed "CAN 2.0" to "ISO11898-1 (CAN 2.0B)"	
•		
•	Global: Restructured document Global: Removed MICROWIRE	_
•	Global: Replaced " Philips® I ² C-Bus Specification Version 2.1" with " NXP® I ² C-bus specification and user	-
•		
	manual (UM10204)".	
•	Section 1.1 (Features): Removed "Cortex-M3 Core Hardware Built-in Self-Test" feature.	-
•	Section 1.1: Updated "Controller Area Networks (CANs)" feature.	_
•	Section 1.1: Added "Temperature Options" feature.	
•	Table 3-1 (Device Comparison): Updated temperature options.	-
•	Table 3-1: The Q temperature range is available only on the F28M35H52C device.	
•	Table 3-1: Updated package availability.	
•	Table 3-1: Removed "Product status" row and associated footnote.	
•	Table 3-1: Added "FPU" row under "Control Subsystem — C28x"	
•	Table 3-1: Added "VCU" row under "Control Subsystem — C28x"	- 1
•	Table 3-1: Added footnote about CAN.	_
•	Table 3-1: Added footnote about EPI.	_
•	Table 4-1 (Signal Descriptions): Updated DESCRIPTION of PF6_GPIO38, PG6_GPIO46, XRS, and ARS	11
	Section 5.1 (Absolute Maximum Ratings): Moved Storage temperature (T _{stg}) from Section 5.2 to "Absolute	
	Maximum Ratings" section	3
	Section 5.2 (ESD Ratings): Changed section title from "Handling Ratings" to "ESD Ratings"	3
	Section 5.2: Updated section	3
	Section 5.3 (Recommended Operating Conditions): Moved V _{IL} , V _{IH} , I _{OL} , and I _{OH} to Section 5.4.	32
	Section 5.3: Updated temperature ranges.	33
	Section 5.3: Added footnote referencing the Calculating Useful Lifetimes of Embedded Processors Application	
	Report (SPRABX4).	3:
	Section 5.4 (Electrical Characteristics): Added V _{IL} , V _{IH} , I _{OL} , and I _{OH} .	
	Section 5.5 (Power Consumption Summary): Changed section title from "Current Consumption" to "Power	
	Consumption Summary".	3,
	Table 5-1 (Current Consumption at 150-MHz C28x SYSCLKOUT and 75-MHz M3SSCLK): Updated MAX Innio	Ť
	values for SLEEP IDLE mode, SLEEP STANDBY mode, and DEEP SLEEP STANDBY mode.	2,
	Section 5.8 (Timing and Switching Characteristics): Added section	
	Section 5.8.1 (Power Sequencing): Removed "(for analog pins, this value is 0.7 V above V _{DDA})" from "There is	-
	no power sequencing requirement needed" paragraph.	41
_	Figure 5-1 (Power-On Reset): Updated t _{w(RSL1)} . Added t _{w(RSL2)} .	41
	Figure 5-1: Updated footnote about XRS pin.	
•	Table 5-5 (Reset (XRS) Timing Requirements): Updated description of t _{w(RSL2)} .	
•		-
•	Table 5-6 (Reset (XRS) Switching Characteristics): t _{OSCST} : Removed MIN value of 1 ms. Changed TYP value	
	from 10 ms to 2 ms.	4
•	Section 5.8.1.1 (Power Management and Supervisory Circuit Solutions): Removed "Power Management and	
	Supervisory Circuit Solutions" table (Table 6-17 in SPRS742H).	
•	Section 5.8.2.1 (Changing the Frequency of the Main PLL): Updated section.	
•	Table 5-9 (Crystal Oscillator Electrical Characteristics): Added table.	
•	Table 5-14 (PLL Lock Times): Updated footnote.	4
•	Section 5.8.4 (Flash Timing – Master Subsystem): Removed "Master Subsystem – Flash/OTP Endurance for T	
	Temperature Material" table (Table 6-18 in SPRS742H).	4
•	Section 5.8.4: Removed "Master Subsystem – Flash/OTP Endurance for S Temperature Material" table (Table	
	6-19 in SPRS742H).	4
	Section 5.8.4: Removed "Master Subsystem - Flash Parameters at 75 MHz" table (Table 6-22 in SPRS742H)	40
	Section 5.8.4: Removed "Master Subsystem - Flash Parameters at 100 MHz" table (Table 6-23 in SPRS742H)	
	Table 5-18 (Master Subsystem - Flash/OTP Endurance): Changed title from "Master Subsystem - Flash/OTP	
	Endurance for Q Temperature Material" to "Master Subsystem - Flash/OTP Endurance".	40

Table 5-18: Removed "ERASE/PROGRAM TEMPERATURE" column.	46
Table 5-18: Removed footnote.	46
Table 5-19 (Master Subsystem - Flash Parameters): Changed title from "Master Subsystem - Flash Parameters	
at 60 MHz" to "Master Subsystem – Flash Parameters".	46
Table 5-19: Updated table.	46
Table 5-19: Added footnotes about Program time and Erase time.	46
Section 5.8.5 (Flash Timing - Control Subsystem): Removed "Control Subsystem - Flash/OTP Endurance for T	_
Temperature Material" table (Table 6-27 in SPRS742H).	48
Section 5.8.5: Removed "Control Subsystem - Flash/OTP Endurance for S Temperature Material" table (Table	_
6-28 in SPRS742H).	48
Section 5.8.5: Removed "Control Subsystem - Flash Parameters at 100 MHz" table (Table 6-31 in SPRS742H)	48
Section 5.8.5: Removed "Control Subsystem - Flash Parameters at 150 MHz" table (Table 6-32 in SPRS742H)	48
Table 5-23 (Control Subsystem - Flash/OTP Endurance): Changed title from "Control Subsystem - Flash/OTP	_
Endurance for Q Temperature Material" to "Control Subsystem – Flash/OTP Endurance".	48
Table 5-23: Removed "ERASE/PROGRAM TEMPERATURE" column.	48
Table 5-23: Removed footnote.	48
Table 5-24 (Control Subsystem – Flash Parameters): Changed title from "Control Subsystem – Flash	
Parameters at 60 MHz" to "Control Subsystem – Flash Parameters".	48
Table 5-24: Updated table.	
Table 5-24: Added footnotes about Program time and Erase time.	48
Section 5.10.4 (Cortex-M3 Controller Area Network): Added NOTE about CAN and D_CAN.	106
Section 6 (Detailed Description): Changed section title from "Device Overview" to "Detailed Description"	150
Table 6-2 (Control Subsystem Peripheral Frame 0): Changed title from "Control Subsystem Peripheral Frame 0	
(Includes Analog)" to "Control Subsystem Peripheral Frame 0".	151
Table 6-2: 0000 1780 – 0000 17FF: Changed register name from "C Hardware Logic BIST Registers" to	
	151
Table 6-10 (Master Subsystem Peripherals): 400F B000 – 400F B1FF: Changed "PBIST Control Registers" to	
"Reserved".	
Table 6-10: 400F BB00 – 400F BBFF: Changed "M HWBIST Registers" to "Reserved".	158
Section 6.2 (Master Subsystem): Removed "Cortex-M3 Core Hardware Built-In Self-Test" section (Section 3.3.2	
in SPRS742H).	
Table 8-13 (Interrupts from NVIC to Cortex-M3): Interrupt Number 91: Changed "PBIST Done" to "Reserved"	
Section 6.3.2 (C28x Core Hardware Built-In Self-Test): Updated section.	169
Section 6.8.3 (Analog and Digital Subsystems' Power-On-Reset Functionality): Added statement clarifying that	
POR is always enabled.	
Figure 6-7 (Connecting Input Clocks to a Concerto Device): Updated figure	
Section 6.9.3 (External Oscillators (Pins X1 and XCLKIN)): Updated section	
Section 6.9.4 (Main PLL): Changed the maximum Main PLL output clock from 550 MHz to 300 MHz.	
Figure 6-8 (Main PLL): Changed the maximum Main PLL output clock from 550 MHz to 300 MHz.	
Section 6.11.3 (C28x STANDBY Mode): Changed MTOCIPCINT1 to MTOCIPCINT2	201
Section 6.15.2 (GPIO_MUX2): Replaced "GPG" with "GPE" (for example, replaced "GPGMUX1" with	
"GPEMUX1". Replaced "register set G" with "register set E".	
Figure 6-17 (Pin Muxing on AIO_MUX1, AIO_MUX2, and GPIO_MUX2): Replaced "GPG" with "GPE"	
Figure 7-1 (Device Nomenclature): Updated TEMPERATURE RANGE.	
Section 7.2 (Documentation Support): Added reference documents	228

These changes may be reviewed at the datasheet links provided: http://www.ti.com/lit/ds/symlink/f28m35h52c.pdf

Reason for Change:

Improved product performance

Anticipated impact on Form, Fit, Function, Quality or Reliability (positive / negative):

None

Changes to product identification resulting from this PCN:

Die Rev designator will change as shown in the table and sample label below:

 Current
 New

 Die Rev [2P]
 Die Rev [2P]

 B
 E

Sample product shipping label to indicate die rev location (not actual product label)



MSL 2 /260C/1 YEAR SEAL DT MSL 1 /235C/UNLIM 03/29/04

(L)T0:3750



(1P) SN74LS07NSR (D) 0336 (31T)LOT: 3959047MLA (4W) TKY(1T) 7523483SI2

(2P) REV: (V) 0033317 (21L) CCO:USA (23L) ACO: MYS (20L) CSO: SHE (22L) ASO: MLA

Product Affected:

F28M35E20B1RFPS	F28M35H22C1RFPT	F28M35M20B1RFPS	F28M35M22C1RFPT
F28M35E20B1RFPT	F28M35H52C1RFPS	F28M35M20B1RFPT	F28M35M52C1RFPS
F28M35H22C1RFPS	F28M35H52C1RFPT	F28M35M22C1RFPS	F28M35M52C1RFPT

Qualification Report

Sonata 144 RFP - Rev E silicon Approve Date 26-Mar-2015

Product Attributes

Attributes	Qual Device: F28M35H52C1RFPT Rev E silicon		
Assembly Site	PHI (TIPI)		
Package Family	HTQFP		

Qualification Results Data Displayed as: Number of lots / Total sample size / Total failed

Туре	Test Name / Condition	Duration	Qual Device: F28M35H52C1RFPT Rev E silicon		
CDM	ESD - CDM - Q100	+/-500V/All Other Pins	1/3/0		
CDM	ESD - CDM - Q100	+/-750V/Corner Pins	1/3/0		
НВМ	ESD - HBM - Q100	+/-2000V	1/3/0		
LU	Latch-up	+/-100mA/125C	1/6/0		

Quality and Environmental data is available at TI's external Web site: http://www.ti.com/ Green/Pb-free Status:

Qualified Pb-Free (SMT) and Green

For questions regarding this notice, e-mails can be sent to the regional contacts shown below, or you can contact your local Field Sales Representative.

Location	E-Mail
USA	PCNAmericasContact@list.ti.com
Europe	PCNEuropeContact@list.ti.com
Asia Pacific	PCNAsiaContact@list.ti.com
Japan	PCNJapanContact@list.ti.com